CME 213, ME 339–Spring 2021 Introduction to parallel computing using MPI, openMP, and CUDA

Eric Darve, ICME, Stanford



"Computers are useless. They can only give you answers." (Pablo Picasso)

Homework 1

Pre-requisite homework


Topics:

- derived classes
- polymorphism
- standard library
- testing

Submission

- 1. Submit your PDF on gradescope
- 2. For your computer code, copy your files to cardinal
- 3. Run a Python script it submit code

Grading is done on gradescope



Deadline is Friday, April 9

Why parallel computing?




Parallel computing is omni-present

Any type of non-trivial computing requires parallel computing



- Gordon Moore 1965: "the number of transistors on a chip shall double every 18–24 months."
- Accompanied by an increase in clock speed

Intel microprocessor trends



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp



But

Increase in transistor density is limited by:

- Leakage current increases
- Power consumption increases
- Heat generated increases



Memory access time has not been reduced at a rate comparable to the processing speed

↓

Go parallel!

Multiple cores on a processor



Multicore



One/few

but


fast core(s)



Manycore

- Many, but slower cores
- GPUs

Core increase; frequency plateau




Historical data on 566 NVIDIA GPUs


Historical data on 1403 Intel microprocessors

13/51

2005 2010



Memory wall; bandwidth and latency



More info at


https://pure.tue.nl/ws/portalfiles/portal/3942529/771987.pdf

Parallel computing everywhere!





Multi and many core processors




PCI Express 3.0 Host Interface


Turing TU102 architecture

Intel Ice Lake 10 nm

Restor Engine TC tree TC tree TC	Memory Controller
	Memory Controller Memory Controller
	Memory Controller
ие атсоне атсоне атсоне атсоне	Memory Controller
A DATA DATA DATA DATA DATA DATA DATA DA	Memory Controller
NU N	Memory Controller

NVIDIA







<u>Summit</u>—Oak Ridge National Laboratory's 200 petaflop supercomputer



Processor: IBM POWER9[™] (2/node)

GPUs: 27,648 NVIDIA Volta V100s (6/node)

Nodes: 4,608

Node Performance: 42TF

Memory/node: 512GB DDR4 + 96GB HBM2

NV Memory/node: 1600GB **Total System Memory:** >10PB DDR4 + HBM + Non-volatile Interconnect Topology: Mellanox EDR 100G InfiniBand, Non-blocking Fat Tree

Peak Power Consumption: 13MW

Top 500 Supercomputers

Rank	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
1	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442,010.0	537,212.0	29,899
2	Summit - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148,600.0	200,794.9	10,096
3	Sierra - IBM Power System AC922, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM / NVIDIA / Mellanox DOE/NNSA/LLNL United States	1,572,480	94,640.0	125,712.0	7,438
4	Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway, NRCPC National Supercomputing Center in Wuxi China	10,649,600	93,014.6	125,435.9	15,371
5	Selene - NVIDIA DGX A100, AMD EPYC 7742 64C 2.25GHz, NVIDIA A100, Mellanox HDR Infiniband, Nvidia NVIDIA Corporation United States	555,520	63,460.0	79,215.0	2,646

Green 500

Rank	TOP500 Rank	System	Cores	Rmax (TFlop/s)	Powei (kW)
1	170	NVIDIA DGX SuperPOD - NVIDIA DGX A100, AMD EPYC 7742 64C 2.25GHz, NVIDIA A100, Mellanox HDR Infiniband, Nvidia NVIDIA Corporation United States	19,840	2,356.0	90
2	330	MN-3 - MN-Core Server, Xeon Platinum 8260M 24C 2.4GHz, Preferred Networks MN- Core, MN-Core DirectConnect, Preferred Networks Preferred Networks Japan	1,664	1,652.9	65
3	7	JUWELS Booster Module - Bull Sequana XH2000, AMD EPYC 7402 24C 2.8GHz, NVIDIA A100, Mellanox HDR InfiniBand/ParTec ParaStation ClusterSuite, Atos Forschungszentrum Juelich (FZJ) Germany	449,280	44,120.0	1,764
4	146	Spartan2 - Bull Sequana XH2000 , AMD EPYC 7402 24C 2.8GHz, NVIDIA A100, Mellanox HDR Infiniband, Atos Atos France	23,040	2,566.0	106
5	5	Selene - NVIDIA DGX A100, AMD EPYC 7742 64C 2.25GHz, NVIDIA A100, Mellanox HDR Infiniband, Nvidia NVIDIA Corporation United States	555,520	63,460.0	2,646

Power Efficiency (GFlops/watts)

26.195

26.039


25.008


24.262

23.983

Vendor shares

[+] Fujitsu			[+] NUD	[+] Lenovo		
Supercomputer Fugaku, A64FX 48C		PRIMERG	TH-IVB	ThinkS	Len	
[+] HPE	[+] Atos			[+] IBM		
Cray C HPE Apollo SGI Cra HPE HP HP HP Apol SGI Apol Prolia Apol Ap SGI HPE Apol Apol	Bull Sequana Bul Bul Bul Bu [+] Dell EMC	Bul Bu	Bull Bul Bu Bull Bul Bu [+] Pen	IBM Power Syst	tem A	IBM Pow IBM Pow
[+] Sugon [+]	PowerEdge Dell	C64	<u>╶</u> ┰┠─┰┸╢	[+] Nvidia		
	Pow	/e [NVIDIA DGX A	100,	





Countries - Performance Share


More at


https://www.top500.org/

Example of a Parallel Computation


27 / 51

Parallel programs often look very different from sequential programs






Sequential



Parallel



Example: program to sum numbers

```
for (int i = 0; i < n; ++i)
{
    x = ComputeNextValue();
    sum += x;
}</pre>
```



We have p cores that can compute and exchange data

Can we accelerate our calculation by splitting the work among the cores?

```
int r; /* thread number */
int b; /* number of entries processed */
int my_first_i = r * b;
int my_last_i = (r + 1) * b;
for (int my_i = my_first_i; my_i < my_last_i; my_i++) {
    my_x = ComputeNextValue();
    my_sum += my_x;
}</pre>
```



Not that simple


Each core has computed a partial sum

All these partial sums need to summed up together

Simplest approach:

have one "master" thread do all the work


```
if (r == 0) /* master thread */
{
    int sum = my_sum;
    for (int ro = 1; ro < p; ++ro)
    {
        int sum_ro;
        ReceiveFrom(&sum_ro, ro);
        sum += sum_ro;
    }
}
else /* worker thread */
{
    SendTo(&my_sum, 0);
}</pre>
```



That may not be enough

If we have many cores, this final sum may take a lot of time





This simple example illustrates the fact that it is difficult for a compiler to parallelize a program.


Instead the programmer must often re-write his code having in mind that multiple cores will be computing in parallel.

The purpose of this class is to teach you the most common parallel languages used in science and engineering.

Shared Memory Processor

Schematic

- A number of processors or cores
- A shared physical memory (global memory)
- An interconnection network to connect the processors with the memory



Shared memory NUMA


In many cases, the program views the memory as a single addressable space.

In reality, the memory is physically distributed.

NUMA non-uniform memory access

Why? Faster access to memory

But, special hardware required to move data between memory banks




Bulldozer server (AMD)

Machine (32GB)											
Socket P#0 (16GB)					Socket P#1 (16GB)						
NUMANode P#0 (8192MB)					NUMANode P#2 (8192MB)						
L3 (8192KB)					L3 (8192KB)						
L2 (2048KB)) L2 (2048KB)	L2 (2048KB)			L2 (2048KB)		L2 (2048KB)	L2 (2048KB)	L2 (2048KB)		
L1i (64KB)	Lli (64KB)	L1i (64KB)			L1i (64KB)		L1i (64KB)	L1i (64KB)	L1i (64KB)		
Lld (16KB) Lld (16KB) Lld (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB)		L1d (16KB)	L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)		
Core P#0 Core P#1 Core P#2 PU P#0 PU P#1 PU P#2	Core P#3 PU P#3 Core P#4 PU P#4	Core P#5 PU P#5 PU P#6	Core P#7 PU P#7		Core P#0 PU P#16	Core P#1 PU P#17	Core P#2 Core P#3 PU P#18 PU P#19	Core P#4 Core P#5 PU P#20 PU P#21	Core P#6 Core P#7 PU P#22 PU P#23		
NUMANode P#1 (8192MB)					NUMANode P#3 (8192MB)						
L3 (8192KB)					L3 (8192KB)						
L2 (2048KB)) L2 (2048KB)	L2 (2048KB)			L2 (2048KB)		L2 (2048KB)	L2 (2048KB)	L2 (2048KB)		
L1i (64KB) L1i (64KB)	L1i (64KB)	L1i (64KB)			L1i (64KB)		L1i (64KB)	L1i (64KB)	L1i (64KB)		
Lld (16KB) Lld (16KB) Lld (16KB)	Lld (16KB) Lld (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB)		L1d (16KB)	L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)		
Core P#0 Core P#1 Core P#2 PU P#8 PU P#9 PU P#10	Core P#3 Core P#4	Core P#5 PU P#13 Core P#6 PU P#14	Core P#7 PU P#15		Core P#0 PU P#24	Core P#1 PU P#25	Core P#2 Core P#3 PU P#26 PU P#27	Core P#4 Core P#5 PU P#28 PU P#29	Core P#6 Core P#7 PU P#30 PU P#31		

Cache coherent NUMA (ccNUMA) uses inter-processor communication between cache controllers to keep a consistent memory image when more than one cache

stores the same memory location


Motherboard with 2 CPU sockets



Performance tip on multicore

- Memory is key to developing high-performance multicore applications
- Memory traffic and time to access memory are often more important than flops
- Memory is hierarchical and complex





Memory	Size	Latency	B
L1 cache	32 KB	1 nanosecond	1 TB/second
L2 cache	256 KB	4 nanoseconds	1 TB/second Sometimes shared
L3 cache	8 MB or more	10x slower than L2	>400 GB/second
MCDRAM		2x slower than L3	400 GB/second
Main memory on DDR DIMMs	4 GB-1 TB	Similar to MCDRAM	100 GB/second
Main memory on Intel Omni-Path Fabric	Limited only by cost	Depends on distance	Depends on dista
I/O devices on memory bus	6 TB	100x-1000x slower than memory	25 GB/second
I/O devices on PCIe bus	Limited only by cost	From less than milliseconds to minutes	GB-TB/hour Depe hardware

Bandwidth

ed by two cores

ance and hardware

pends on distance and